


# TE5 Block Diagram

<http://hobi-elektronika.net>



POWER SYSTEM		
ISL88731C	(Charge)	P35
RT8210B	(System 5V/3V)	P36
RT8207L	(DDR 1.5V)	P37
RT8238A	(+VTT)	P38
TPS51461	(+VCCSA)	P39
ISL95835	(+VCC_CORE)	P40
G966A	(+1.8V)	P41
ISL95870A	(+GPU_CORE)	P42

**Quanta Computer Inc.**  
**PROJECT : TE5**

Size	Document Number	Rev
	Block Diagram	1A
Date: Wednesday, January 05, 2011	Sheet	1 of 44










Table of Contents


PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Processor
7-12	PCH
8	RTC
13-14	DDRIII SO-DIMM
15-21	VGA
23	HDMI comm part
24	LCD Panel
	CRT & CRT BUS SWITCH
	CCD
	HALL SENSOR&BACK LIGHT SWITCH
25	MINI Card (Wi-Fi & WIMAX)
	MINI Card 2nd
	MINI Card 3rd
26	USB 2.0
27	USB 3.0
28	SATA ODD
	Main SATA HDD & 2nd SATA HDD
29	Codec (CX20587)
30	Atheros LAN
31	3 IN 1 Card reader
32	EC NPCE791L
33	INT KeyBoard & K/B LED Power
	TP board
	Power SW
	HOLE
34	LED / EMI
35	Charger (ISL88731C)
36	System 5V/3V (RT8210B)
37	DDR1.5V(RT8207L)/1.05VSUS
38	+VTT/+1.05V (RT8238A)
39	+VCCAS(TPS51461)
40	+VCC_CORE(ISL95835HRTZ)
41	+1.8V (G966A)/Discharge
42	+GPU_CORE(ISL95870AHRUZ)

<http://hobi-elektronika.net>


POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power Stage ACTIVE IN
VIN	10V--+19V		S0-S5
+VCCRTC	+3.0V--+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0

GND PLANE	PAGE
8769AGND	32
Audio_GND	29
Shield_GND	29
GND	ALL
ISL95870A_AGND	29





ACA-ZIF-069-K01







ACA-ZIF-069-K01

**Quanta Computer Inc.**  
PROJECT : TE5

Size Document Number Rev  
Sandy Bridge 2/4 1A


Date: Wednesday, January 05, 2011 Sheet 4 of 44





**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

CFG	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




**Quanta Computer Inc.**  
**PROJECT : TB5**



Size: Document Number: Rev 1A  
 Sandy Bridge 4/4  
 Date: Wednesday, January 05, 2011 Sheet 6 of 44

Cougar Point (DMI,FDI,PM)<CLG>


U17C




<CLG,UGA,HMG>




PCH Pull-high/low<CLG>



System PWR\_OK <CLG>




Deep Sx <CLG>




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff

**Quanta Computer Inc.**  
PROJECT : TE5  
Cougar Point 1/6  
Date: Wednesday, January 05, 2011 Sheet 7 of 44


RTC Circuitry(RTC)




PCH2 (CLG)




HDA Bus(CLG)



PCH JTAG Debug (CLG)



PCH Dual SPI (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 R118 1K.4 PCBEEP									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R530 1K.4 PCI_GNT3# (9)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC R497 330K.4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GPIO19</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GPIO19	Boot Location	1	1	SPI *	0	0	LPC	R539 1K.4 GNT1# (9) R449 1K.4 GPIO19
GNT1#	GPIO19	Boot Location											
1	1	SPI *											
0	0	LPC											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V0 R521 1K.4 ACZ_SDOUT ACZ_SDOUT (3)									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R453 22K.4 DF_TVS (10) R452 1K.4 H_SNB_IVB# (3)									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3V_S5 R206 10K.4 PLL_ODVR_EN (10) R195 1K.4									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 R525 1K.4 ACZ_SYNC									
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect									
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+3V_S5 R313 1K.4 GPIO15 (10)									
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
SATA3GP/ GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP/ GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC R489 330K.4 DSWVREN (7) R490 330K.4									



Cougar Point-M (PCI,USB,NVRAM) <CLG>












Table with 5 columns: CLK\_FLEX0, CLK\_FLEX1, CLK\_FLEX2, CLK\_FLEX3, and a list of frequencies (33MHz, 27MHz, 48/24MHz, 14.318MHz, 25MHz). It also includes a logo for Quanta Computer Inc. and project information: PROJECT : TB5, Date: Wednesday, January 06, 2011, Sheet: 9 of 44.

Board ID	ID1	ID2	ID3	ID4	ID6	ID7	ID9	GPIO1
UMA SKU VGA SKU	H L							
W/O 3G W/ 3G		H L						
W/O LED KB W/ LED KB			H L					
14" 15"				H L				
W/ MDC W/O MDC					H L			
W/ HDMI W/O HDMI						H L		
W/ G-sensor W/O G-sensor							H L	H L



U:C2A

GPIO Pull-up/Pull-down <CLG>




**Quanta Computer Inc.**  
PROJECT : TE5

Size	Document Number	Rev
	Cougar Point 4/6	1A



Date: Wednesday, January 05, 2011 Sheet 10 of 44

COUGAR POINT (POWER)

Cougar Point-M (POWER)




IBEX PEAK-M (GND)



**Quanta Computer Inc.**  
PROJECT : TE5



Size	Document Number	Rev
	<b>Cougar Point 6/6</b>	1A
Date	Wednesday, January 05, 2011	Sheet 12 of 44

<DDR>




PC2100 DDR3 SDRAM SO-DIMM (204P)


PC2100 DDR3 SDRAM SO-DIMM (204P)




SMBus(DDR3/WLAN/3G)



<DDR>







<DDR>




**Quanta Computer Inc.**  
PROJECT : TE5

Size	Document Number	Rev
	DDR3 DIMM-0	1A
Date:	Wednesday, January 05, 2011	Sheet 13 of 44







PEX\_IOVDD+PEX\_IOVDDQ+PEX\_PLLVDD >2.2A




- GPU3500A  
k9g973-n98a-n11p-66-s1  
COMMON
- PEX\_IOVDD\_1
  - PEX\_IOVDD\_2
  - PEX\_IOVDD\_3
  - PEX\_IOVDD\_4
  - PEX\_IOVDD\_5
  - PEX\_IOVDD\_6
  - PEX\_IOVDD\_7
  - PEX\_IOVDD\_8
  - PEX\_IOVDD\_9
  - PEX\_IOVDD\_10
  - PEX\_IOVDD\_11
  - PEX\_IOVDD\_12
  - PEX\_IOVDD\_13
  - PEX\_IOVDD\_14
  - PEX\_IOVDD\_15
  - PEX\_IOVDD\_16
  - PEX\_IOVDD\_17
  - PEX\_IOVDD\_18
  - PEX\_IOVDD\_19
  - PEX\_IOVDD\_20
  - PEX\_IOVDD\_21
  - PEX\_IOVDD\_22
  - PEX\_IOVDD\_23
  - PEX\_IOVDD\_24
  - PEX\_IOVDD\_25


PCI EXPRESS




power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V NVDD Maximum Settling Time



PEX\_RST timing




**Quanta Computer Inc.**

PROJECT : TE5

Size Document Number  
N11x-Fermi PCIE  
Date: Wednesday, January 05, 2011 Sheet 15 of 44
















Rev 1A



**Quanta Computer Inc.**  
**PROJECT : TE5**  
 Size Document Number **N11x-Fermi (MEM I/F)** Rev 1A  
 Date: Wednesday, January 05, 2011 Sheet 16 of 44




GPU3500D  
fdg973-nvda-n11p-es-a-  
COMMON




STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT\_SS IS NOT USED

Quanta Computer Inc. PROJECT : TE5  
Size Document Number Rev 1A  
N11x-Fermi (DISPLAY)  
Date: Wednesday, January 05, 2011 Sheet 17 of 44



### MULTI level strap select



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	N12M-GE	N12P-GV	N12P-LP
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010(15KPU)	1001(10KPU)	0010(15KPD)
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	RAMCFG T	RAMCFG T	RAMCFG T
ROM_SO	GB1/2	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	1001(10KPU)	0001(10KPD)
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111(45KPU)	1111(45KPU)	1111(45KPU)
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110(35KPD)	0110(35KPD)	0110(35KPD)
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1010(15KPU)	0000(5KPD)	1100(25KPU)
STRAP3(Only GB2B)	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0010(15KPU)	0000(5KPD)	1100(25KPU)
STRAP4(Only GB2B)	Reserve	Reserve	PCIE_MAX_SPEED	PD_PLL_VDD33V		0001(10KPD)	

VRAM Configuration Table


RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI	
0x0 0000					
0x1 0001					
0x2 0010	DDR3 64Mx16x8, 128bit, 1GB	Hynix	H5TQ1G63DFR-12C(800MHz) / H5TQ1G63DFR-11C(900MHz)		PD 15K PD 20K
0x3 0011	DDR3 64Mx16x8, 128bit, 1GB	Samsung	K4W1G1646E-HC12(800MHz) / K4W1G1646E-HC11(900MHz)		
0x4 0101					
0x5 0110					
0x6 0110	DDR3 128Mx16x8, 128bit, 2GB	Hynix	H5TQ2G63BFR-12C(800MHz) / H5TQ2G63BFR-11C(900MHz)		PD 35K PD 45K
0x7 0111	DDR3 128Mx16x8, 128bit, 2GB	Samsung	K4W2G1646C-HC1(800MHz) / K4W2G1646C-HC11(900MHz)		

N12M-GE(QS)  
Device Id=0x0A7A  
STRAP2=15K PU  
ROM\_SCLK=15K PU

N12P-GV(QS)  
Device Id=-x1050  
STRAP2=5K PD  
ROM\_SCLK=10K PU

N12P-LP(QS)  
Device Id=0x0DEC  
STRAP2=25K PU  
ROM\_SCLK=15K PD

### GPIO ASSIGNMENTS







GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

### Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



**Quanta Computer Inc.**  
PROJECT : T85  
Size: Document Number: N11x-Fermi (GND&Str&Ther) Rev: 1A  
Date: Wednesday, January 05, 2011 Sheet: 18 of 44



**Quanta Computer Inc.**  
**PROJECT : TE5**



Size	Document Number	Rev
	<b>N11x-Fermi (GND/Power)</b>	1A
Date:	Wednesday, January 05, 2011	Sheet 19 of 44

## CHANNEL A: 256MB/512MB DDR3



**Quanta Computer Inc.**  
**PROJECT : TE5**  
**111x-Fermi VRAM A**  
 Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: 1A  
 Date: Wednesday, January 05, 2011 Sheet 20 of 44


(16) VMC\_DQ[63..0]  
(16) VMC\_DM[7..0]  
(16) VMC\_WDQS[7..0]  
(16) VMC\_RDQS[7..0]




**Quanta Computer Inc.**  
PROJECT : TE5  
111x-Fermi VRAM B

Size	Document Number	Rev
		1A
Date:	Wednesday, January 05, 2011	Sheet 21 of 44


S3 power Reduction (SM\_DRAMRST#) <S3P> <4>




S3 power Reduction (PM\_DRAMPWRK) <S3P> <3>




For S3 power Reduction Sequence <S3P> <3>




S3 power Reduction (CPU Power) <S3P> <5>




For S3 power Reduction VTT discharge <S3P> <13>




HDMI-CONN <HDM>





HDMI-SMBus <HDM>






HDMI-passive level shift <HMP/HMG>




HDMI-HPD <HMP/HMG>







LCD Panel Module [LDS]




CRT <CRT>



USB for CRT BOARD (Right) <USB>



CCD [CCD]




**Quanta Computer Inc.**

PROJECT : TE5



Doc: Wednesday, January 05, 2011 Page 24 of 44




MINI Card Slot#1(WiFi / Wimax / Combo) <MNW>




MINI Card Slot#2-3G <MNT>








SIM CARD







USB 3.0 Controller <U3B> U: C2A



CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through (USB) mode Connect DP/DM to TDP/TDM

SATA ODD



[ODD]




SATA HDD

[HDD]

SATA HDD Re-driver IC



Colay with Redriver IC




SATA Re-driver Bypass


Quanta Computer Inc.  
PROJECT : TE5

Size	Document Number	Rev
	HDD/ODD/MDC	1A
Date:	Wednesday, January 05, 2011	Sheet 28 of 44


Codec(CX20587-11Z) <ADO/MDC/SLM>




EXT MIC <ADO/SLM>




EXT H.P / Beats <ADO/AMP>



INT SPK <ADO>




MDC <MDC>



**Quanta Computer Inc.**  
PROJECT : TE5

Size: Document Number: **Codec (CX20587)** Rev: 1A  
Date: Wednesday, January 05, 2011 Sheet: 29 of 44


Atheros Lan <LAN/LN1/LNG>




LAN-Wake up function <LAN>




LAN-SM-Bus <LAN>




LAN-terminator <LAN/LN1/LNG>




LAN-Transformer <LAN/LN1/LNG>



LAN-Strap function <LAN/LN1/LNG>



LAN (RJ45) - CONN Interface <LAN>



# 3 IN 1 CARD READER



Card reader controller <MMC>

<http://hobi-elektronika.net>


# 3 IN 1 CARD READER

<MMC>


31




**Quanta Computer Inc.**  
 PROJECT : TE5  
 Size Document Number Rev 1A  
**RTS5138 (Card Reader)**  
 Date: Wednesday, January 05, 2011 Sheet 31 of 44




3Cell Battery protect & K/B LED Control <KBC>



Strap <KBC>




ID EEPROM <KBC>





SPI FLASH <KBC>



INTERNAL KEYBOARD STRIP SET <KBC>




HWPG circuit <KBC>




MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3
13" UMA	0	0	0
13" DIS	0	0	1
14" UMA	0	1	0
14" DIS	0	1	1
15" UMA	1	0	0
15" DIS	1	0	1

Power Button <KBC>




LED PU/PD <LED>







INT KeyBoard <KBC>




TP board <TPD>




Power board <PSW>




K/B LED power <KBP>





HOLE



MINI CARD



MDC




LED <LED>

AC-IN




BATTERY




RF LED




POWER






CARDREADER




HDD/ODD




EMI









**Quanta Computer Inc.**  
**PROJECT : TE5**  
**CHARGER-ISL88731C**  
 Size: Document Number: Rev: 1A  
 Date: Wednesday, January 05, 2011 Sheet 35 of 44




**Quanta Computer Inc.**  
**PROJECT : TE5**

Size	Document Number	Rev
	<b>System 3V/5V(RT8210B)</b>	<b>1A</b>
Date: Wednesday, January 05, 2011		
Sheet		of 44

# P3




Total capacitor : 660uF  
F = 320k Hz  
(Peak 18.098A , AVG 12.669A)  
OCP:17.92-17.84A



**Quanta Computer Inc.**  
PROJECT : TE5


Size	Document Number	Rev
	+VTT /+1.05V(RT8238A)	1A
Date:	Wednesday, January 05, 2011	Sheet 38 of 44




**+VCCSA**  
 Thermal Design current:4.2A  
 Peak current:6A

+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low


U : C2A








$$V_{out} = 0.8 (1 + R1/R2)$$





U: D3A  
V: D3A



U: D3A  
V: D3A







**Power Distribution List**

Power	Distribution

Model	REV	CHANGE LIST	MODEL		
			PAGE	FROM	To
TE5 MB	1A	PAGE 3: (UMA)--R52 change to 25.5/F_4	1	1A	
		PAGE 5: (UMA)--C183,C190,C195 change to 10U/6.3V_8X	2	1A	
		PAGE 7: (UMA)--R224,R197 change to NC	3	1A	
		PAGE 9: (UMA)--PCIE_CLK_USB30_REQ#, R138 pull up to +3V_S5	4	1A	
		PAGE 9: (UMA)--PCIE_CLK_MINI_REQ#, R237 pull up to +3V	5	1A	
		PAGE 9: (UMA)--R199 NC	6	1A	
		PAGE 9: (UMA)--Q30, Q62 NC	7	1A	
		PAGE 10: (UMA)--add TP31	8	1A	
		PAGE 10: (UMA)--change Board ID9 strap Function name	9	1A	
		PAGE 11: (UMA)--C252 change to 10U/6.3V_8X	10	1A	
		PAGE 11: (UMA)--Net +1.05V change to +VTT	11	1A	
		PAGE 11: (UMA)--R117,R182,R114 change to 10K_4	12	1A	
		PAGE 12: (UMA)--R190,R194,R110 change to 10K_4	13	1A	
		PAGE 23: (UMA)--C978 NC	14	1A	
		PAGE 23: (UMA)--R66,R412,R154,Q45 change Function code to HM@ and delete discrete HDMI-HPD reference	15	1A	
		PAGE 24: (UMA)--add D7	16	1A	
		PAGE 25: (UMA)--add R201,R7,Q10	17	1A	
		PAGE 27: (UMA)--USB3.0 change to NEC solution	18	1A	
		PAGE 30: (UMA)--C97,C92,C106 change to 1U/10V_6Y	19	1A	
		PAGE 31: (UMA)--CN21 Foot-print change to 3in1-cm35-5-21p	20	1A	
		PAGE 32: (UMA)--3ND_MBCLK,3ND_MBDATA R269,R270 pull up to +3V	21	1A	
		PAGE 32: (UMA)--add 13MS,14MS,15MS Strap pin SKU_STRAP_1,SKU_STRAP_2,SKU_STRAP_3	22	1A	
		PAGE 33: (UMA)--add PR1	23	1A	
		PAGE 34: (UMA)--LED1,LED4,LED5,LED6 change symbol and Foot-print	24	1A	
		PAGE 16: (VGA)--add R3712	25	1A	
		PAGE 19: (VGA)--R3711 change to 47U/6.3V_1206X	26	1A	
		PAGE 25: (ALL)--Net name PCIE_CLK_3G_REQ# change to PCIE_CLK_3G_REQ#_C	27	1A	
		PAGE 22: (ALL)--add R65	28	1A	
		PAGE 37: (ALL)--PC60 change to CC7390JMZ02	29	1A	
		PAGE 18: (VGA)--add R3601, R3575	30	1A	
PAGE 24: (UMA)--CN4 Value change to 87213-2000G					
PAGE 22: (ALL)--add R102					
PAGE 33: (ALL)--Remove K/B LED power circuit					
2A	PAGE 15: (VGA)--delete R3535,R3547				
	PAGE 22: (ALL)--add R31				
	PAGE 22: (ALL)--add R102				
	PAGE 40: (ALL)--add PC168				
	PAGE 32: (ALL)--13MS,14MS,15MS Strap pull up voltage change to +3VPCU				
	PAGE 34: (ALL)--add R213				
	PAGE 42: (VGA)--add PQ49				

DOC NO. 204	PROJECT MODEL :	TE5	APPROVED BY:	Andy Wang	DATE:	2010/10/01	 <b>Quanta Computer Inc.</b> PROJECT : TE5
	PART NUMBER:		DRAWING BY:	Andy Wang	REVISION:	1A	

Model	REV	CHANGE LIST	MODEL		
			PAGE	FROM	To
TE5 MB	1A	PAGE 35: (COM)--add PC76 and PC77 for EMI Sol. (101005)	1	1A	
		PAGE 35-42: (COM)--delete PJP1 , PJP2 , PJP3 , PJP14 , PJP6 , PJP9 (101005)	2	1A	
		PAGE 38: (COM)--PC212 change to 0.1U/25V 6X (101005)	3	1A	
		PAGE 38: (COM)--PC216 change to 1.74K/F 4 (101005)	4	1A	
		PAGE 40: (COM)--PC153 and PC154 change to 330U/2V 7343P E9C (101005)	5	1A	
		PAGE 36: (COM)--add PD12 , PR142 , PR139 (101011)	6	1A	
		PAGE 38: (COM)--Change VTT/1.05V solution (101011)	7	1A	
		PAGE 37: (COM)--PC59 stuff (101014)	8	1A	
		PAGE 38: (COM)--Change PQ18 and PQ19 Value (101014)	9	1A	
		PAGE 40: (COM)--Change PR184 Value ; PC151 stuff (101014)	10	1A	
		PAGE 42: (COM)--PC113 no stuff (101014)	11	1A	
		PAGE 35 , 37 , 38 , 40: (COM)--PR14 , PC19 , PR48 , PC61 , PR70 , PC80 , PR159 , PC157 , PR177 , PC171 , PR200 , PC195 stuff (101020)	12	1A	
		PAGE 36: (COM)--PU2 , PL4 , PL5 change Value (101020)	13	1A	
			14	1A	
			15	1A	
			16	1A	
			17	1A	
			18	1A	
			19	1A	
			20	1A	
			21	1A	
			22	1A	
			23	1A	
			24	1A	
			25	1A	
			26	1A	
			27	1A	
			28	1A	
			29	1A	
			30	1A	

DOC NO. 204	PROJECT MODEL :	TE5	APPROVED BY:	Andy Wang	DATE:	2010/10/01	 <b>Quanta Computer Inc.</b> PROJECT : TE5
	PART NUMBER:		DRAWING BY:	Andy Wang	REVISION:	1A	