



ZQZ SYSTEM DIAGRAM

PCB STACK UP
 LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : BOT

eDP@ -----> eDP panel
 lvds@ -----> lvds panel



- CPU**
- CHARGER (BQ24707A) PAGE 26
 - AMD CPU CORE (OZ8380) PAGE 28
- NB**
- 1.-05V (TPSS51211) PAGE 30
 - DDR 1.5V(TPSS51216) PAGE 31
 - SYSTEM 5V/3V (RT8223M) PAGE 27
 - 1.1V(TPSS51211) PAGE 29
 - Discharge /Thermal protec PAGE 31

Quanta Computer Inc.
 PROJECT : ZQZ

Size Document Number Rev 1A


Block Diagram

Date: Thursday, February 23, 2012 Sheet 1 of 32

INDEX

PAGE#	DESCRIPTION	NOTE
1	BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	ONTARIO MEM & PCIE WF(1/3)	
4	ONTATIO DISPLAY/CLK/M(2/3)	
5	ONTARIO POWER & DECOUP(3/3)	
6	DDR3 SO-DIMM (STD)	
7	DDR3 SO-DIMM (STD)	
8	08 - FCH 1/5(GPIO/USB/AZ)	
9	09 - FCH 2/5(ACP/PCI/CLK)	
10	10 - FCH 3/5(SATA/VGA/GND/SPI)	
11	11 - FCH 4/5(POWER)	
12	12 - FCH 5/5(Strap/PWRGD)	
13	13- CRTLVDS&CCD	
14	14 - HDMI_CONN	
15	15 - CardReader AU6435-GDL	
16	16 - LAN AR8151	
17	17 - MINI PCIE	
18	18 - SATA-HDD/ODD	
19	19-Codec(CX20584-21Z)	
20	20-AUDIO-JACK/MDC/MIC	
21	21 - INT&EXT USB/BT	
22	22 - LED/ EMV Screw Hole& Nut	
23	23 - KB/TP/FAN	
24	24 - NPCE885/FLASH	
25	25 - NPCE895L	
26	26 - Charger (BQ24707A)	
27	27 - SYSTEM 5V/3V (RT8223M)	
28	28 - CPU_CORE_Brazos (OZ8380)	
29	29 - +1.1V_S5(TPSS1211)	
30	30 - +1.05V(TPSS1211)	
31	31 - DDR 1.5V(TPSS1216)	
32	32 - +1.8V/Discharge /Thermal	
33	33-CHANGE LIST	

Power Sequence




Hudson M1 SM BUS

SB820 SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDAT2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDAT3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDAT3 (+3V_S5)	B26 E26	not used

KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal




 **Quanta Computer Inc.**

PROJECT : ZQZ


System Information

Date: Thursday, February 25, 2012 Page: 2 of 28


This page is different AMD Nile



Brazos APU B0 CKE Race condition issue
workaround: a resistor of 68 ohms between M_CKE [1:0] and ground eliminates the floating signal .










P/N	Item Description
A701200TT00	CPU(413P)EM1200GBB22GV 1.4G(BGA)
A701200TT01	CPU(413P)EM1200GBB22GV 1.4G(BGA)STN BSQ
A701800VT00	CPU(413P)EM1800GBB22GV 1.7G(BGA)
A701800VT01	CPU(413P)EM1800GBB22GV 1.7G(BGA)STN BSQ









Quanta Computer Inc.

PROJECT : ZQZ

Size	Document Number	Rev
	ONTARIO MEM & PCIE WF(1/3)	1A
Date: Thursday, February 23, 2012		Sheet 3 of 32









Quanta Computer Inc.


PROJECT : ZQZ

Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A
Date	Thursday, February 23, 2012	Page 6 of 32












Quanta Computer Inc.
 PROJECT : ZQZ
DDR3 SO-DIMM (STD)
 Date: Thursday, February 23, 2012 10:18:20 AM
 Sheet 7 of 32

NC, no install by default






For Dimm, WLAN, TP





EC	FCH	Device	I2C_Device(s)
I2Ce_1(M)	I2CF_2(M)	Charger	Battery
I2Ce_2(M)		EEPROM	APU
I2Ce_3(M)		VGA Thermal	
	I2CF_3(M)		APU
	I2CF_1(M)	Lan	Wlan
	I2CF_0(M)	Dimm	Clk Gen

EC will Conflict with FCH, did not mount R315&R318

Quanta Computer Inc.
 PROJECT : ZQZ
 FCH H5(GPIQ/USB/AZ)
 Thursday, February 23, 2017





BOARD ID SETTING

BOARD_ID1	LCD	BOARD_ID2	BOARD_ID3	For TP
0	4DP	0	1	ALPS
1	LVDS	1	0	SEAR
		1	1	Synaptics


Quanta Computer Inc.

PROJECT : ZQ2

FCH 35(SATA/GA/GND/SPI)

Date: Thursday, February 24, 2011 Page: 10 of 27


PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



HUDSON-M3			
Part of 8			
VDDQ_3,3V_1	102mA	VDDQ_3,3V_1	102mA
VDDQ_3,3V_2	102mA	VDDQ_3,3V_2	102mA
VDDQ_3,3V_3	102mA	VDDQ_3,3V_3	102mA
VDDQ_3,3V_4	102mA	VDDQ_3,3V_4	102mA
VDDQ_3,3V_5	102mA	VDDQ_3,3V_5	102mA
VDDQ_3,3V_6	102mA	VDDQ_3,3V_6	102mA
VDDQ_3,3V_7	102mA	VDDQ_3,3V_7	102mA
VDDQ_3,3V_8	102mA	VDDQ_3,3V_8	102mA
VDDQ_3,3V_9	102mA	VDDQ_3,3V_9	102mA
VDDQ_3,3V_10	102mA	VDDQ_3,3V_10	102mA
VDDQ_3,3V_11	102mA	VDDQ_3,3V_11	102mA
VDDQ_3,3V_12	102mA	VDDQ_3,3V_12	102mA
VDDQ_3,3V_13	102mA	VDDQ_3,3V_13	102mA
VDDQ_3,3V_14	102mA	VDDQ_3,3V_14	102mA
VDDQ_3,3V_15	102mA	VDDQ_3,3V_15	102mA
VDDQ_3,3V_16	102mA	VDDQ_3,3V_16	102mA
VDDQ_3,3V_17	102mA	VDDQ_3,3V_17	102mA
VDDQ_3,3V_18	102mA	VDDQ_3,3V_18	102mA
VDDQ_3,3V_19	102mA	VDDQ_3,3V_19	102mA
VDDQ_3,3V_20	102mA	VDDQ_3,3V_20	102mA
VDDQ_3,3V_21	102mA	VDDQ_3,3V_21	102mA
VDDQ_3,3V_22	102mA	VDDQ_3,3V_22	102mA
VDDQ_3,3V_23	102mA	VDDQ_3,3V_23	102mA
VDDQ_3,3V_24	102mA	VDDQ_3,3V_24	102mA
VDDQ_3,3V_25	102mA	VDDQ_3,3V_25	102mA
VDDQ_3,3V_26	102mA	VDDQ_3,3V_26	102mA
VDDQ_3,3V_27	102mA	VDDQ_3,3V_27	102mA
VDDQ_3,3V_28	102mA	VDDQ_3,3V_28	102mA
VDDQ_3,3V_29	102mA	VDDQ_3,3V_29	102mA
VDDQ_3,3V_30	102mA	VDDQ_3,3V_30	102mA
VDDQ_3,3V_31	102mA	VDDQ_3,3V_31	102mA
VDDQ_3,3V_32	102mA	VDDQ_3,3V_32	102mA
VDDQ_3,3V_33	102mA	VDDQ_3,3V_33	102mA
VDDQ_3,3V_34	102mA	VDDQ_3,3V_34	102mA
VDDQ_3,3V_35	102mA	VDDQ_3,3V_35	102mA
VDDQ_3,3V_36	102mA	VDDQ_3,3V_36	102mA
VDDQ_3,3V_37	102mA	VDDQ_3,3V_37	102mA
VDDQ_3,3V_38	102mA	VDDQ_3,3V_38	102mA
VDDQ_3,3V_39	102mA	VDDQ_3,3V_39	102mA
VDDQ_3,3V_40	102mA	VDDQ_3,3V_40	102mA
VDDQ_3,3V_41	102mA	VDDQ_3,3V_41	102mA
VDDQ_3,3V_42	102mA	VDDQ_3,3V_42	102mA
VDDQ_3,3V_43	102mA	VDDQ_3,3V_43	102mA
VDDQ_3,3V_44	102mA	VDDQ_3,3V_44	102mA
VDDQ_3,3V_45	102mA	VDDQ_3,3V_45	102mA
VDDQ_3,3V_46	102mA	VDDQ_3,3V_46	102mA
VDDQ_3,3V_47	102mA	VDDQ_3,3V_47	102mA
VDDQ_3,3V_48	102mA	VDDQ_3,3V_48	102mA
VDDQ_3,3V_49	102mA	VDDQ_3,3V_49	102mA
VDDQ_3,3V_50	102mA	VDDQ_3,3V_50	102mA
VDDQ_3,3V_51	102mA	VDDQ_3,3V_51	102mA
VDDQ_3,3V_52	102mA	VDDQ_3,3V_52	102mA
VDDQ_3,3V_53	102mA	VDDQ_3,3V_53	102mA
VDDQ_3,3V_54	102mA	VDDQ_3,3V_54	102mA
VDDQ_3,3V_55	102mA	VDDQ_3,3V_55	102mA
VDDQ_3,3V_56	102mA	VDDQ_3,3V_56	102mA
VDDQ_3,3V_57	102mA	VDDQ_3,3V_57	102mA
VDDQ_3,3V_58	102mA	VDDQ_3,3V_58	102mA
VDDQ_3,3V_59	102mA	VDDQ_3,3V_59	102mA
VDDQ_3,3V_60	102mA	VDDQ_3,3V_60	102mA
VDDQ_3,3V_61	102mA	VDDQ_3,3V_61	102mA
VDDQ_3,3V_62	102mA	VDDQ_3,3V_62	102mA
VDDQ_3,3V_63	102mA	VDDQ_3,3V_63	102mA
VDDQ_3,3V_64	102mA	VDDQ_3,3V_64	102mA
VDDQ_3,3V_65	102mA	VDDQ_3,3V_65	102mA
VDDQ_3,3V_66	102mA	VDDQ_3,3V_66	102mA
VDDQ_3,3V_67	102mA	VDDQ_3,3V_67	102mA
VDDQ_3,3V_68	102mA	VDDQ_3,3V_68	102mA
VDDQ_3,3V_69	102mA	VDDQ_3,3V_69	102mA
VDDQ_3,3V_70	102mA	VDDQ_3,3V_70	102mA
VDDQ_3,3V_71	102mA	VDDQ_3,3V_71	102mA
VDDQ_3,3V_72	102mA	VDDQ_3,3V_72	102mA
VDDQ_3,3V_73	102mA	VDDQ_3,3V_73	102mA
VDDQ_3,3V_74	102mA	VDDQ_3,3V_74	102mA
VDDQ_3,3V_75	102mA	VDDQ_3,3V_75	102mA
VDDQ_3,3V_76	102mA	VDDQ_3,3V_76	102mA
VDDQ_3,3V_77	102mA	VDDQ_3,3V_77	102mA
VDDQ_3,3V_78	102mA	VDDQ_3,3V_78	102mA
VDDQ_3,3V_79	102mA	VDDQ_3,3V_79	102mA
VDDQ_3,3V_80	102mA	VDDQ_3,3V_80	102mA
VDDQ_3,3V_81	102mA	VDDQ_3,3V_81	102mA
VDDQ_3,3V_82	102mA	VDDQ_3,3V_82	102mA
VDDQ_3,3V_83	102mA	VDDQ_3,3V_83	102mA
VDDQ_3,3V_84	102mA	VDDQ_3,3V_84	102mA
VDDQ_3,3V_85	102mA	VDDQ_3,3V_85	102mA
VDDQ_3,3V_86	102mA	VDDQ_3,3V_86	102mA
VDDQ_3,3V_87	102mA	VDDQ_3,3V_87	102mA
VDDQ_3,3V_88	102mA	VDDQ_3,3V_88	102mA
VDDQ_3,3V_89	102mA	VDDQ_3,3V_89	102mA
VDDQ_3,3V_90	102mA	VDDQ_3,3V_90	102mA
VDDQ_3,3V_91	102mA	VDDQ_3,3V_91	102mA
VDDQ_3,3V_92	102mA	VDDQ_3,3V_92	102mA
VDDQ_3,3V_93	102mA	VDDQ_3,3V_93	102mA
VDDQ_3,3V_94	102mA	VDDQ_3,3V_94	102mA
VDDQ_3,3V_95	102mA	VDDQ_3,3V_95	102mA
VDDQ_3,3V_96	102mA	VDDQ_3,3V_96	102mA
VDDQ_3,3V_97	102mA	VDDQ_3,3V_97	102mA
VDDQ_3,3V_98	102mA	VDDQ_3,3V_98	102mA
VDDQ_3,3V_99	102mA	VDDQ_3,3V_99	102mA
VDDQ_3,3V_100	102mA	VDDQ_3,3V_100	102mA

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.


STRAPS PINS



REQUIRED STRAPS

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCE Ohm2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	CLKGEN ENABLED DEFAULT	LPC ROM	SP PLUS MODE DISABLED DEFAULT	SS PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCE Ohm1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	SS PLUS MODE ENABLED


System PWR_OK(CLG)



FCH PWRGD CKT

DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN	USE FC PLL DEFAULT	USE DEFAULT FCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM FCIE STRAPS	ENABLE PCI MEM BOOT



Quanta Computer Inc.
 PROJECT : ZQZ
 FCH S5(STRAP & PWRGD)
 Date: Thursday, February 28, 2013 8:42 AM Page 12 of 32

OPTIONAL SIGNAL FROM NB TO LVDS/CRT FOR UMA


CRT




20120110:
Change L14, L17, L23 from BLM18BA470SN1_6 to BLM18BB750SN1D




LVDS(LDS)




20120104:
Swap INT_EDIDCLK from CN1.32 to CN1.33
Swap INT_EDIDDATA from CN1.33 to CN1.32





LCD PW(LDS)




Backlight Control(LDS)




Lid Switch (HSR)



Quanta Computer Inc.
PROJECT : ZQZ
CRT/LVDS/LID
Date: Thursday, February 23, 2012 Sheet 13 of 32



UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin





HDMI (HDM)



Close to HDMI Connector

EMI reserve for HDMI(EMC)

Close connector




HDMI PORT (HDM)




Quanta Computer Inc.
PROJECT : ZQZ

Size	Document Number	HDMI	Rev
			1A
Date:	Thursday, February 23, 2012	Sheet	14 of 32

5 in 1 CARD READER IC (SD,MMC,xD,MS)







5 IN 1 CARD READER CONN (SD/MMC)



Quanta Computer Inc.

PROJECT : ZQZ


Size	Document Number	Rev
	AU6433 CardReader	1A
Date:	Thursday, February 23, 2012	Sheet 15 of 32



MINI-CARD WLAN(MPC)


+3.3V: 1000mA
 +3.3Vaux:330mA
 +1.5V:500mA

Check LED signal. (active high or low)




mSATA


SATA HDD




SATA ODD



Zero Power (ODD)






		Quanta Computer Inc. PROJECT : ZQZ	
		Size: _____ Document Number: _____ Date: Thursday, February 23, 2012	Rev: 1A Sheet 18 of 32



Port Configuration

- Notes:
- Port A: Headphone jack (jack shared with S/PDIF)
 - Port B: Internal MIC (mono or stereo)
 - Port C: Microphones I2/I/O Jack
 - Port D: Line Out Jack (Optional)
 - Port E: Line In Jack (Optional)
 - Port F: Not used.
 - Port G: Internal stereo speakers
 - Port H: Internal stereo digital mic (Optional)
 - Port J: S/PDIF (jack shared with headphone)

Place bypass caps very close to device.




1. The VDD_IO and VALUX_3.3 pins should be connected to same power supply domain as HDA bus controller so that the HDA controller and codec bus interface will power-up at the same time. This will avoid bus leakage issues if using HDA controller with bus pull-up strap options. See other FEI option on this page if these supplies are not on same domain as HDA controller.
2. To support Wake-on-Jack, the codec VALUX_3.3 pin must be powered from a Standby supply.
3. C300, C310, C311 are optional. Do not install unless needed for EMI/RFI.


Quanta Computer Inc.
PROJECT : ZQZ

Docu. Number	REV
COMEXANT 20584	1A
Issued: February 2, 2011	Sheet 19 of 33



MIC



Internal Speaker



HP




Quanta Computer Inc.
PROJECT : ZQZ
AUDIO JACK CONN


Size	Document Number	Rev
		1A

Date: Thursday, February 23, 2012 Sheet 20 of 32


USB3.0/2.0



1st source: AL007534000
 2ns source: AL082025000




EXT. USB(USB)



21

BLUETOOTH V3.0 CONN(BTM)





Ramp 0221:
 L27, RP5, RP6, L26, L30, L28

Quanta Computer Inc.
PROJECT : ZQZ


Size	Document Number	Rev
	USB/BT	1A

Date: Thursday, February 23, 2012 Sheet 21 of 32


EE RETURN-PATH CAPACITORS(EMC)








LED(UIF)



HOLE(OTH)





Quanta Computer Inc.
PROJECT : ZQZ
29 - LED/ EM/ Screw Hole& Nut
 Date: Thursday, February 23, 2012 Sheet 22 of 32



Quanta Computer Inc.
PROJECT : ZQZ



Size	Document Number	Rev
	30 - KB/TP/FAN	1A

Date: Thursday, February 23, 2012 Sheet 23 of 32



SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	APU
SM Bus 3	
SM Bus 4	




Quanta Computer Inc.

PROJECT : ZQZ

Doc No: EC NPCE795CA0DX


Date: Thursday, February 23, 2012

Page: 24 of 32



		Quanta Computer Inc. PROJECT : ZQZ	
		Document Number Charger(bq24707A)	Rev 1A
Date	Thursday, February 23, 2012	Sheet	25 of 32

MAIND (28,30,31) SYS_SHDN# (4,25,31) Ven=7.23V 111220: Change +3vPCU_SRC name to VL



20120113:
Change PC104 P/N from CC73301M2B2
to CC73301M200

OCP:8A
L(ripple current)
= $(9-5) \cdot 5 / (2.2 \cdot 0.4M^9)$
=2.525A
 $I_{ocp} = 8 - (2.525/2) = 6.74A$
 $V_{th} = 6.74A \cdot 14m\Omega = 94.32mV$
 $R(lim) = (94.32mV \cdot 10) / 10uA$
=94.32K

OCP:7.5A
L(ripple current)
= $(9-3.3) \cdot 3 / (2.2 \cdot 0.5M^9)$
=1.9A
 $I_{ocp} = 7.5 - (1.9/2) = 6.55A$
 $V_{th} = 6.55A \cdot 14m\Omega = 91.7mV$
 $R(lim) = (91.7mV \cdot 10) / 10uA$
=91K

20120110:
Change PR153 from 4.7_6 to 2.2_6
Change PC93 from 680p/50V_6 to 1000p/50V_4


+5V_S5
TDC : 1.88A
PEAK : 2.5A
Width : 80mil

+5V
TDC : 3.08A
PEAK : 4.1A
Width : 120mil


+3V
TDC : 2.48A
PEAK : 3.3A
Width : 100mil

+3V_S5
TDC : 0.62A
PEAK : 0.84A
Width : 40mil

PROJECT : ZQP Quanta Computer Inc.		
Size	Document Number	Rev
	SYSTEM 5V/3V (RT8206)	1A
Date:	Thursday, February 23, 2012	Sheet 26 of 32




20120106:
Add net +1.1V_S5_EN to EC and add R452



+1.1V_S5
1.1 Volt +/- 5%
TDC : 3A
PEAK : 4A
OCP : 5A
Width : 120mil


20120106:
Change PR149 value from 0.4 ohm to 10K_4 ohm
Remove PR154 and Add PC118

OCP=5A
L ripple current
= $(19-1.1) * 1.1 / (2.2u * 290k * 19)$
=1.624A
Vtrip= $5 - (1.624 / 2) * 14mohm$
=0.058629V
Rlimit= $0.058629 / 10uA * 8 = 46.9Kohm$




+1.1V
TDC : 2.73A
PEAK : 3.64A
Width : 120mil


		Quanta Computer Inc.	
		PROJECT : ZQZ	
Size	Document Number	Rev	
	VCCP 1.1V(TPS51211)	1A	
Date:	Thursday, February 23, 2012	Sheet	28 of 32



+1.05V
 1.05 Volt +/- 5%
 TDC : 1.9A
 PEAK : 2.5A
 OCP : 3A
 Width : 80mil

OCP=3A
 L ripple current
 $= (19-1.05) * 1.05 / (2.2 * 290k * 19)$
 $= 1.555A$
 $V_{trip} = 3 - (1.555 / 2) * 14mohm$
 $= 0.03111V$
 $R_{limit} = 0.03111 / 10uA * 8 = 24.89Kohm$


 Quanta Computer Inc. PROJECT : zqz		Size	Document Number	Rev
			+1.05V(TPS51211)	1A
Date:	Thursday, February 23, 2012	Sheet	29	of 32




OCP=10A
 L ripple current
 $= (19-1.5) * 1.5 / (1u * 400k * 19)$
 $= 3.454A$
 $V_{trip} = 10 - (3.454/2) * 14mohm$
 $= 0.1158V$
 $R_{limit} = 0.1158 / 10uA * 8 = 92.657Kohm$

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


Quanta Computer Inc.
PROJECT : ZQZ
Document Number: DDR 1.5V(TPSS1216)
 Date: Thursday, February 23, 2012 Sheet 30 of 32 Rev 1A



Thermal protection



+1.8V
 1.8Volt +/- 5%
 TDC : 0.6A
 PEAK : 2.15A
 Width : 70mil



		Quanta Computer Inc. PROJECT : ZQZ	
		Size Document Number Date: Thursday, February 23, 2012	Rev 1A Sheet 31 of 32


MODEL REV CHANGE LIST

Model ZQE/G M/B BOARD

Page	From	To
1	1A	3A
2	1A	3A
3	1A	3A
4	1A	3A
5	1A	3A
6	1A	3A
7	1A	3A
8	1A	3A
9	1A	3A
10	1A	3A
11	1A	3A
12	1A	3A
13	1A	3A
14	1A	3A
15	1A	3A
16	1A	3A
17	1A	3A
18	1A	3A
19	1A	3A
20	1A	3A
21	1A	3A
22	1A	3A
23	1A	3A
24	1A	3A
25	1A	3A
26	1A	3A
27	1A	3A
28	1A	3A
29	1A	3A
30	1A	3A
31	1A	3A
32	1A	3A
33	1A	3A
34	1A	3A
35	1A	3A
36	1A	3A
37	1A	3A
38	1A	3A
39	1A	3A
40	1A	3A
41	1A	3A
42	1A	3A
43	1A	3A
44	1A	3A
45	1A	3A
46	1A	3A
47	1A	3A
48	1A	3A
49	1A	3A
50	1A	3A
51	1A	3A
52	1A	3A
53	1A	3A
54	1A	3A

ZQZ M/B	A	First Release
	B	111220: page26--Change PR44 net from +3VPCU_SRC name to VL 111220: Change all TP footprint to TP2650 111226: page25--Change PR20 value from 20_1206ohm to 22_8ohm Change PR12 value from 7.5ohm to 10ohm page26&27--Change PC73, PC79, PC80, PC90 value from 0.1u_6 to 2200p_4 111228: page20--Add R447, R448, Q26, Q27 111230: page23--Swap PDAT_SMB and PCLK_SMB 120103: page24--Change TP26 from U4.105 to U4.22 Change net CPUFAN# from U4.22 to U4.105 120104: Change PQ22,PQ23,PQ24,PQ25,PQ26,PQ27,PQ28,PQ29,PQ30,PQ31,PQ36,PQ38,,PQ39, PQ40,PQ43,PQ44 footprint to wdfn5-3_05x3_05-65 120104: page13--Swap INT_EDIDCLK from CN1.32 to CN1.33 Swap INT_EDIDDATA from CN1.33 to CN1.32 Change SW1, SW2, SW3 footprint from sw-tc017-ps11bt-6p-smt to SW-TC901-AA1G-A160T-6P R30, R28, Q2, Q3 unstuff, R21 stuff page10--Add R449, R450, R451 Add net N30960722 120106: page26--Remove PR74 page24--Remove net POWERSMAR_SW and add TP97 page24--Remove net POWERSMARTLED and add TP95 page24--Remove net +0.75V_ON and add TP96 page28--Change PR149 value from 0_4 ohm to 422K_4 ohm page28--Remove PR154 and Add PC118 page28--Add net +1.1V_S5_EN to EC and add R452 page24--Connect net SML1ALERT# to EC and add R453 120109: page26--Change C27 and C31 from10P_4 to 15p_4 120109: page25--PR20 No change 120109: page25--Change PC11 from 0.1u/50V_6 to 47n/50V_6 120109: page25--PR12 no Change 120109: Remove JP9, JP3, JP12, JP3, JP10, JP11, JP13, JP14, JP7, JP1, JP2, JP4, JP5, JP6 120110: page25--Change PR28 from 4.7_6 to 2.2_6, Change PC9 from 680p/50V_6 to 1000p/50V_4 120110: page26--Change PR153 from 4.7_6 to 2.2_6, Change PC93 from 680p/50V_6 to 1000p/50V_4 120110: page30--Change PR159 from 4.7_6 to 2.2_6, Change PC115 from 680p/50V_6 to 1000p/50V_4 120110: page13--Change L14, L17, L23 from BLM18BA470SN1_6 to BLM18BB750SN1D 120110: page13--Change C398 from .1u_10V_4 to 1000p/50V_4 120110: page9--Change R364 from 22_4 to 33_4 -->for slewrate issue 120111: page16--modify surge solution and change D14 P/N from CY003100Z06 to CY231T20Z00 120111: page10--Connect R451 net from FCH_SPI_CS0# to SPI_CS 120111: page14--Add C517 for hdmi detect issue 120111: page16--Change R196 footprint to 0805 120112: page09--Change R359 from 22_4 to 33_4-->follow vender suggestion 120112: page24--Change R110, R112, R116, R114 from 10k to 4.7k-->follow vender suggestion 120112: Change PQ24, PQ26, PQ28, PQ29, PQ44 P/N from BAM74100001 to BAM15280000 120112: Change PQ25, PQ27, PQ30, PQ31, PQ43 P/N from BAM77020000 to BAM15950000 120112: Change PQ32, PQ34 P/N from BAM14480000 to BAM03J60000 120112: Change PQ33, PQ35 P/N from BAM17180000 to BAM03K50000 120113: page25--Change PD1 P/N to BC1N4148Z00 120113: page16--Change Change L31 P/N from CX08T601010 to CX8AG601003 120113: page26--Change PC101, PC104 P/N from CC73301MZB2 to CC73301MZ00 120217: page22--Change R180, R182 from 255 to 590ohm 120217: page22--Change R1 from 100 to 80.6ohm 120217: page23,24--Change SW1, SW2, SW3 from DHP00AC1G01 to DHP00532W00

ZQZ M/B	A	First Release
	C	120221: page21-C303 unstuff 120221: page21-BT component unstuff 120221: page22-Change R185 from422 to 255ohm 120221: page24-Change SW1 P/N from DHP00AC1G01 to DHP00533B00 120221: page13-Remove L3 120221: page21-Remove L27, RP5, RP6, L26, L30, L28 120221: page17-Add IOAC circuit, R454, Q28, C518, R455,U23, R456, R457,, R460 Add Net WLAN_OFF, WLAN_OFF_R, IOAC_LANPWR#, PLTRST#_R, IOAC_RST# 120221: page24-Add R458, Add net PLTRST#_C 120221: page18-Add R459 120223: page9-Remove RP3,RP4, AddR461, R462, R463, R464 120223: page14-Change R88, R94, R103, R109 value from 100 to 120ohm and stuff 120223: page17-Add Q29, Q30, Add net PCIE_REQ_WLAN#_R, PCIE_WAKE#_WLAN_R



Quanta Computer Inc.
 PROJECT : ZQZ
 Size: Document Number: Rev: 1A
CHANGE LIST -
 Date: Thursday, February 23, 2012 Sheet: 32 of 32

ZQZ	ZQZ	PCBA NO.	REV:	DOC. NO :
	APPROVED BY : Spruce Wu	CHECK BY : Martin Tsai	DRAWING BY : Allen Hsu	DATE :
				SHEET 1