

RYU2-13 CALPELLA UMA Schematics

Intel ULV CPU-Arrandale SFF


Intel Ixex Peak-M

2010-09-28

REV : A00

DY : Nopop Component

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title			
Cover Page			
Size Custom	Document Number RYU2 13 UMA	Rev A00	
Date: Tuesday, September 28, 2010		Sheet 1 of 92	

RYU2 CALPELLA Block Diagram

<http://hobi-elektronik.com>

Project code : 91.4M101.001
 Part Number : 48.4M101.0SB
 PCB P/N : 10251
 Revision : SB

PCB LAYER	
L1:	Top
L2:	GND
L3:	Signal
L4:	Signal
L5:	GND
L6:	VCC/GND
L7:	Signal
L8:	Signal
L9:	GND
L10:	Bottom



CPU DC/DC	
RT8152DGQW-GP 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC	
TPS51123RGER 46	
INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

SYSTEM DC/DC	
RT8207LGQW-GP-U 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_ALW +0.75V_DDR_VTT +V_DDR_REF

SYSTEM DC/DC	
ADP3211 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE

CHARGER	
BQ24745 45	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

SYSTEM DC/DC	
TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT

SYSTEM DC/DC	
RT8209PGQW 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_PCH


SYSTEM DC/DC	
TPS51311RTR 51	
INPUTS	OUTPUTS
+3.3V_RUN	+1.8V_RUN

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **Block Diagram**

Size: Custom	Document Number: RYU2 13 UMA	Rev: A00
Date: Tuesday, September 28, 2010	Sheet: 2	of 92




PCH SMBus Block Diagram


<http://hobizelaktronika.net>




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<Core Design>

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. Intel suggest 1K resistor (Fonseca)
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor. [CRB has it pulled up with 1-kΩ no-stuff resistor] Disable Intel Anti-Theft Technology: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical DisplayPort attached to Embedded DisplayPort 0: Enabled - An external DisplayPort device is connected to the Embedded DisplayPort	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1


PCIE Routing





LANE1	RESERVE
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	RESERVE

USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB for ESATA
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (NOT available for HM55)
7	RESERVED (NOT available for HM55)
8	BLUETOOTH
9	Card Reader
10	RESERVED
11	CAMERA
12	RESERVED
13	RESERVED


<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev
		A00
Table of Content		
Size	Document Number	Rev
Custom	RYU2 13 UMA	A00
Date: Tuesday, September 28, 2010	Sheet 6	of 92



1st Silego 71.08595.003
2nd ICS 71.93197.B03


X701
1st: TXC 82.30005.B81




FSC	0	1
SPEED	133MHz (Default)	100MHz

<Core Design>










AUBURNDALE-1-GP-U3-NF


AUBURNDALE-1-GP-U3-NF

<Core Design>



Title		
CPU (DDR)-2/8		
Size	Document Number	Rev
	RYU2 13 UMA	A00
Date:	Tuesday, September 28, 2010	Sheet 9 of 92







PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


CFG4 - Embedded DisplayPort Presence	
CFG4	1:Disabled - No Physical Display Port attached to Embedded DisplayPort 0:Enabled - An external DisplayPort device is connected to the Embedded DisplayPort





<Core Design>





POWER

CPU CORE SUPPLY


<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC CORE)-6/8**

Size	Document Number	Rev
	RYU2 13 UMA	A00

Date: Tuesday, September 28, 2010 Sheet 13 of 92



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)-7/8**

Size	Document Number	Rev
	RYU2 13 UMA	A00

Date: Tuesday, September 28, 2010 Sheet 14 of 92

CPU11

9 OF 10

BU62	VSS	AY24
BU58	VSS	AY23
BU55	VSS	AY21
BU51	VSS	AY19
BU48	VSS	AY17
BU44	VSS	AY15
BU37	VSS	AY14
BU32	VSS	AY12
BU25	VSS	AH44
BU21	VSS	AH42
BU18	VSS	AH41
BU14	VSS	AH39
BU11	VSS	AW59
BU7	VSS	AW55
BP42	VSS	AW51
BN64	VSS	AW48
BN6	VSS	AW44
BM70	VSS	AW41
BM51	VSS	AW37
BM44	VSS	AV9
PM32	VSS	AV7
PM24	VSS	AU70
BM17	VSS	AU62
BL57	VSS	AU57
BL55	VSS	AU53
BL48	VSS	AU50
BL40	VSS	AU46
BL28	VSS	AU42
BL20	VSS	AU39
BK63	VSS	AU35
BK60	VSS	AU33
BK53	VSS	AU32
BK34	VSS	AU30
BK10	VSS	AU28
BJ64	VSS	AU26
BJ21	VSS	AU24
BJ9	VSS	AU23
BH70	VSS	AU21
BH57	VSS	AU19
BH55	VSS	AU17
BH47	VSS	AU15
BH24	VSS	AU14
BH20	VSS	AU4
BH15	VSS	AT14
BG51	VSS	AT10
BG36	VSS	AR62
BF62	VSS	AC1
BF30	VSS	AR57
BF13	VSS	AR53
BF8	VSS	AR50
BE70	VSS	AR46
BE65	VSS	AN51
BE9	VSS	AN48
BE1	VSS	AN44
BD50	VSS	AN41
BD46	VSS	AN37
BD42	VSS	AN5
BD39	VSS	AN4
BD14	VSS	AM64
BB71	VSS	AM8
BB62	VSS	AL62
BB57	VSS	AL55
BB53	VSS	AL51
BB50	VSS	AL48
BB46	VSS	AL44
BB42	VSS	AL41
BB39	VSS	AL37
BB7	VSS	AL35
BB1	VSS	AL33
BA70	VSS	AL1
AY71	VSS	AK70
AY66	VSS	AK64
AY62	VSS	AK55
AY59	VSS	AK51
AY55	VSS	AK48
AY51	VSS	AK44
AY48	VSS	AK41
AR42	VSS	AK37
AR39	VSS	AK32
AR35	VSS	AK30
AR33	VSS	AK28
AR32	VSS	AK26
AR30	VSS	AK24
AR28	VSS	AK23
AR26	VSS	AK21
AR24	VSS	AK19
AR23	VSS	AK17
AR21	VSS	AK15
AR19	VSS	AK10
AR17	VSS	AH70
AR15	VSS	AH57
AR14	VSS	AH55
AR4	VSS	AV66
AP70	VSS	AV64
AP64	VSS	BT68
AN62	VSS	BR69
AN55	VSS	BR68
AY44	VSS	BN71
AY41	VSS	BN1
AY37	VSS	BL71
AY35	VSS	BL1
AY33	VSS	R14
AY32	VSS	H21
AY30	VSS	F71
AY28	VSS	E69
AY26	VSS	E68
	VSS	A66
	VSS	A64
	VSS	E5
	VSS	C68

VSS

AUBURDALE-1-GP-U3-NF



CPU1J

10 OF 10

AH53	VSS	A40
AH51	VSS	A36
AH50	VSS	A33
AH48	VSS	A29
AH46	VSS	A26
AH44	VSS	A22
AH42	VSS	A19
AH41	VSS	A15
AH39	VSS	A12
AH37	VSS	A8
AH35	VSS	B62
AH33	VSS	B58
AH32	VSS	B55
AH30	VSS	B51
AH28	VSS	B48
AH26	VSS	B44
AH24	VSS	A59
AH23	VSS	A55
AH21	VSS	A52
AH19	VSS	A48
AH17	VSS	A45
AH15	VSS	AA17
AH4	VSS	AA15
AG64	VSS	AA14
AG9	VSS	AA4
AG6	VSS	W69
AF69	VSS	W62
AF62	VSS	W57
AF1	VSS	W53
AE70	VSS	W50
AE64	VSS	W46
AD26	VSS	W42
AD57	VSS	W6
AD53	VSS	W1
AD50	VSS	V70
AD46	VSS	U64
AD42	VSS	U62
AD4	VSS	U57
AC67	VSS	U53
AC64	VSS	U50
AC104	VSS	U46
AC5	VSS	U42
AC1	VSS	U39
AB70	VSS	U9
AB62	VSS	U4
AB57	VSS	T1
AB53	VSS	R70
AB50	VSS	R62
AB46	VSS	R57
AB42	VSS	R53
AB39	VSS	R50
AB37	VSS	R46
AB35	VSS	R42
AB33	VSS	R5
AB32	VSS	P4
AB30	VSS	M63
AB28	VSS	M57
AB26	VSS	M53
AB24	VSS	N50
AB23	VSS	N46
AB21	VSS	N30
AB19	VSS	N21
AB17	VSS	N15
AB15	VSS	M53
AB14	VSS	M42
AB9	VSS	M36
AA66	VSS	M1
AA64	VSS	L70
AA62	VSS	L57
AA57	VSS	L48
AA53	VSS	L47
AA50	VSS	L13
AA46	VSS	K64
AA42	VSS	K53
AA39	VSS	K43
AA37	VSS	K36
AA35	VSS	K34
AA33	VSS	K32
AA32	VSS	K25
AA30	VSS	K17
AA28	VSS	K11
AA26	VSS	K6
AA24	VSS	K4
AA23	VSS	J65
AA170	VSS	J57
AH52	VSS	J48
F20	VSS	J47
F4	VSS	J40
E37	VSS	J9
E33	VSS	H53
E30	VSS	H43
E16	VSS	H36
E12	VSS	H1
D41	VSS	G70
D38	VSS	G57
D34	VSS	G53
D31	VSS	G48
D27	VSS	G47
D24	VSS	G43
D20	VSS	G30
D17	VSS	G24
D13	VSS	G20
D10	VSS	G15
D6	VSS	F61
B65	VSS	F48
B40	VSS	F47
	VSS	F28

VSS

AUBURDALE-1-GP-U3-NF



<Core Design>



Title			CPU (VSS)-8/8		
Size			Document Number		Rev
			RYU2 13 UMA		A00
Date:	Tuesday, September 28, 2010	Sheet	15	of	92

(Blank)

<Core Design>



Title
(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, September 28, 2010 Sheet 16 of 92

(Blank)

<Core Design>



Title

(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

(Blank)

<Core Design>




Title

(Reserved)


Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, September 28, 2010 Sheet 19 of 92


LVDS SMBUS
Close PCH



CRT SMBUS
Close PCH




SB-20100824



50 ohm trace to filter
55 PCH_BLUE PCH_BLUE
55 PCH_GREEN PCH_GREEN
55 PCH_RED PCH_RED

Place near PCH

<Core Design>





Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**



Size: Document Number: **RYU2 13 UMA** Rev: **A00**

Date: Tuesday, September 28, 2010 Sheet 20 of 92




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI (Default)




A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



10,35,37,64,65,70,76 PLT_RST# <<<



70 PCLK_FWH
23 CLK_PCI_FB
37 PCLK_KBC



DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high. Low = Default

USB	
Pair	Device
0	USB1 debug port
1	USB2
2	USB for ESATA
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	RESERVED
11	CAMERA
12	RESERVED
13	RESERVED

Calpella Platform Design Guide
Revision 1.6

Table 111. Overcurrent Pin Example Configuration

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.


<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVDRAM)**

Size: Document Number **RYU2 13 UMA** Rev **A00**

Date: Tuesday, September 28, 2010 Sheet 21 of 92



Option to "Disable" clkrun.
Pulling it down will keep the clks running.


<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **PCH (DM I/FDI/PM)**

Size: Document Number: **RYU2 13 UMA** Rev: **A00**

Date: Tuesday, September 28, 2010 Sheet 22 of 92



PCIECLKRQ(0,3,4,5,6,7)# should have a 10K pull-up to +3.3V_ALW.
 PCIECLKRQ(1,2) should have a 10K pull-up to +3.3_RUN




<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**




Size: Document Number **RYU2 13 UMA** Rev **A00**

Date: Tuesday, September 28, 2010 Sheet 23 of 92




Flash Descriptor Security Override/ ME Debug Mode

ME_UNLOCK#
This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.



HDD

ESATA




<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size: Document Number: **RYU2 13 UMA** Rev: **A00**


Date: Tuesday, September 28, 2010 Sheet 25 of 92



<Core Design>



Title			PCH (POWER1)		
Size	Document Number	Rev			A00
Date: Tuesday, September 28, 2010		Sheet 26 of 92			



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size	Document Number	Rev
	RYU2 13 UMA	A00

Date: Tuesday, September 28, 2010 Sheet 27 of 92

(Blank)

<Core Design>



Title

(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

(Blank)

<Core Design>



Title
(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

(Blank)

<Core Design>



Title

(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

RYU2 13 UMA

Rev
A00

Date: Tuesday, September 28, 2010

Sheet 32 of 92

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

RYU2 13 UMA

Rev
A00

Date: Tuesday, September 28, 2010

Sheet 33 of 92


(Blank)

<Core Design>




Title
(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------



Stuff R3514 if switching regulator is enabled.
Stuff R3511 if external power 1.2V is used.



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: (Reserved)

Size	Document Number	Rev
Custom	RYU2 13 UMA	A00

Date: Tuesday, September 28, 2010 Sheet 35 of 92

(Blank)

<Core Design>










Title **(Reserved)**

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

SSID = KBC

http://hobi-elektronika.net



	MB VERSION ID	
	VER1	VER0
SA	0	0
SB	0	1
SC	1	0
	-1	1

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4


Document Number

RYU2 13 UMA


Rev
A00

Date: Tuesday, September 28, 2010

Sheet 38 of 92




1. CPU CORE POWER




Layout notice:
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

2. System Sensor




Layout notice :
Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.





Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.


GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected



TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$
T8 shutdown is set 88 deg-C.



32K suspend clock output

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller EMC2102**


Size	Document Number	Rev
Custom	RYU2 13 UMA	A00

Date: Tuesday, September 28, 2010 Sheet 39 of 92

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



09/0422
 (#1) Just pull +3.3V_RUN ~ Ref. Rothschild
 (#2) FAE/ DY is ok, chip internal pull-up resistors
 (#3) From spec, Slave Address(SAD) is 001110xb
 Pull HIGH SAD is 0011101b
 Pull GND SAD is 0011100b

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

(Blank)

<Core Design>





Title

(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

SSID = Reset.Suspend

<http://hobi-elektronika.net>




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**

Size: Custom	Document Number: RYU2 13 UMA	Rev: A00
Date: Tuesday, September 28, 2010		Sheet 42 of 92



This cap should be used only as last resort for EMI suppression.

$I_d = -12A$
 $Q_g = -25nC$
 $R_{dson} = 10 \sim 38mohm$


<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN			
Size	Document Number	Rev	
Custom	RYU2 13 UMA	A00	
Date:	Tuesday, September 28, 2010	Sheet	43 of 92

SSID = BATT

<http://hobi-elektronika.net>

Batt Connector




- PBAT_PRES1# 1 AFTP4401
- PBAT_SMBDAT1 1 AFTP4402
- PBAT_SMBCLK1 1 AFTP4404
- +PBATT 1 AFTP4405

<Core Design>




Title		
Batt Connector		
Size A4	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010	Sheet 44	of 92

SSID = Charger



This Resistor must be 1% tolerance.

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2UH PCMB061H-2R2MS Cyntec 70mohm Idc =3.5Arms 68.4R710.20W
 O/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 H/S: SiS412DN 24mohm/30mOhm@4.5Vgs/ 84.00412.037
 L/S: Si7716ADN 13.5mOhm/16.5mOhm@4.5Vgs/ 84.06690.E37



Charger Current=1.4A



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**

Size	Document Number	Rev
Custom	RYU12 13 UMA	A00


Date: Tuesday, September 28, 2010 Sheet 45 of 92



TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OOA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2UH PCMB061H-2R2MS Cyntec 35mohm Idc =6Arms 68.2R210.20V
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
 H/S: S18412DN 24mohm/30mohm@4.5Vgs/ 84.00412.037
 L/S: S17716ADN 13.5mohm/16.5mohm@4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2UH PCMB061H-2R2MS Cyntec 35mohm Idc =6Arms 68.2R210.20V
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
 H/S: S18412DN 24mohm/30mohm@4.5Vgs/ 84.00412.037
 L/S: S17716ADN 13.5mohm/16.5mohm@4.5Vgs/ 84.06690.E37



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: CHOKE 0.36UH PCMC104T-R36 Cynotec 1.05mohm Idc =30Arms 68.R3610.20C
 O/P cap: EEFLK0D331R EL 330U 2V M 7.3*4.3 6mOhm 3.5Arms PANASONIC 79.33719.2EL
 O/P cap: EL330U2V EEPFX0D331ER 9mOhm 3 Arms PANASONIC/79.33719.L01
 H/S: S17686DP 10mohm/14mOhm@4.5Vgs/ 84.07686.A37
 L/S: SIR164DP 2.6mOhm/3.2mOhm@4.5Vgs/ 84.00164.037

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8152_CPU_CORE**

Size	Document Number	Rev
Custom	RYU2 13 UMA	A00
Date: Tuesday, September 28, 2010	Sheet 47	of 92

(Blank)


<Core Design>



Title **(Reserved)**

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

TPS51218 for +1.05V_VTT




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.0UH PCMC0637-1R0MN Cynotec DCR:10mohm Isat=22Arms 68.1R01A.20B
 O/P cap: 220U 2V EEPXC0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: SI7686DP/ POWERPAK-11mOhm/14mOhm @4.5Vgs/Id=35A/ 84.07686.A37
 L/S: SI1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/Id=40A/84.00460.037

UMA (Arrandale 1.05V_VTT)
 Design Current = 11.2A
 16.81A<OCP<20.16A

$$V_{out} = 0.704V * (R1 + R2) / R2$$

RT8209P for +1.05V_PCH





I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1UH PCMB061H-1R0MS Cynotec DCR:17mohm Isat =14Arms 68.1R010.20B
 O/P cap: 220U 2V EEPXC0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: SI412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037
 L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037
 Switching freq->320KHz

UMA (Arrandale 1.05V_pch)
 Design Current = 6.3A
 9.45A<OCP<11.34A

$$V_{out} = 0.75V * (R2 + R3) / R3$$

	ASM	Non_ASM
TI	PR5218, PR5211	PR5217, PR5216
RT	PR5217, PR5216	PR5218, PR5211




<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51218 +1.05V_VTT**

Size	Document Number	Rev
Custom	Winery13 UMA	A00

Date: Tuesday, September 28, 2010 Sheet 49 of 92





Design Current = 0.7A

UMA (Auburndale)
 Design Current = 5.25A
 7.875A < OCP < 9.450A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.0UH PCMC063T-1R0MN Cyntec DCR:10mohm Isat=22Arms 68.1R01A.20B
 O/P cap: O/P cap: 220U 2V EEPFOX0221R 15mohm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
 L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037
 Switching freq -> 400KHz



Close to VFB Pin (pin5)

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51116 +1.5V SUS**

Size	Document Number	Rev
Custom	Winery13 UMA	A00

Date: Tuesday, September 28, 2010 Sheet 50 of 92


(Blank)

<Core Design>



Title **(Reserved)**

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------



UMA
 Thermal Design Current = 8.4A
 Max. Current = 12A
 18A<OCP<21.6A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.47UH PCMB061H-R47MS Cynotec DCR:8.4mohm Isat=18Arms 68.R4710.20C
 O/P cap: 330U 2.5V M3528/ 9mOhm 3.073Arms NEC/TOKIN/ 80.3371V.A2L
 O/P cap: BEFLX0D331R EL 330U 2V M 7.3*4.3 6mOhm 3.5Arms PANASONIC 79.33719.2EL
 H/S: SI8406DN/ POWERPAK-8/11.5mOhm/14.5mOhm@4.5Vgs/Id=12.2A/ 84.00406.037
 L/S: SI8402DN/ POWERPAK-8/ 6.4mOhm/8mOhm@4.5Vgs/Id=35A/ 84.00402.037

<Com Design>






Wistron Corporation
 2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ADP3211 CPU GFXCORE**


Size: Custom Document Number: **RYU2 13 UMA** Rev: **A00**

Date: Tuesday, September 28, 2010 Sheet: 55 of 92

LVDS CONNECTOR





INVERTER POWER



SSID = VIDEO

LCD POWER



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**

Size: Custom Document Number: **RYU2 13 UMA** Rev: **A00**


Date: Tuesday, September 28, 2010 Sheet 54 of 89

SSID = VIDEO





Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- *RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync



<Core Design>



Title		
CRT Connector		
Size	Document Number	Rev
A3	RYU2 13 UMA	A00
Date:	Tuesday, September 28, 2010	Sheet 55 of 92

(Blank)

<Core Design>






Title

(Reserved)



Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, September 28, 2010 Sheet 56 of 92




Close to PCH

UMA HDMI level shift circuit



Fan Connector

AFTP5803 ① EMC2102_FAN_TACH_1
 AFTP5802 ① EMC2102_FAN_DRIVE




<Core Design>



Title		
FAN		
Size A4	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010	Sheet 58 of 92	

(Blank)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
(Reserved)		
Size A4	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010	Sheet 59 of	92

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4


Document Number

RYU2 13 UMA



Rev
A00

Date: Tuesday, September 28, 2010

Sheet 60 of 92



10/100/1000M Lan Transformer



- 1.Route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.Pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

Off /No link – no light
 10Mbps – Green
 100Mbps – Orange
 1000Mbps – Yellow (Orange/Green Combination)
 Activity LED - Separate blinking yellow LED to indicate traffic

<Core Design>


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **RJ45/Transformer**


Size A3 Document Number **RYU2 13 UMA** Rev **A00**

Date: Tuesday, September 28, 2010 Sheet 61 of 92


SPI FLASH ROM (2M bits) for KBC



SPI FLASH ROM (32M bits) for PCH



RTC Connector



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
EEPROM/RTC Connector

Size A3	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, September 28, 2010 Sheet 62 of 92




SSID = USB

USB Port Power SW



1ST: 74.02062.B71
2ND: 74.00546.07D


SB-20100824



AFTP6319	1	USB P1-
AFTP6318	1	USB P1+
AFTP6322	1	+5V_USB1
AFTP6323	1	GND
AFTP6317	1	USB P0-
AFTP6316	1	USB P0+
AFTP6321	1	+5V_USB1
AFTP6320	1	GND

SSID = ESATA

ESATA Power



SB-20100824





SB-20100824



SB-20100824



SB-20100824



AFTP6308	1	+5V_USB2
AFTP6309	1	USB P2-
AFTP6302	1	USB P2+

<Core Design>





Title		
USB/ESATA Port		
Size	Document Number	Rev
A3	RYU2 13 UMA	A00
Date:	Tuesday, September 28, 2010	Sheet 63 of 92


SSID = Wireless

Mini Card Connector (80 Pin) (g/n)

SB-20100823



SB-20100825



<Core Design>




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/ITP CONN**

Size: A3	Document Number: RYU2 13 UMA	Rev: A00
Date: Tuesday, September 28, 2010	Sheet: 64	of: 92

SSID = WWAN

Layout note: Place caps C6501-C6507, TC6501 close WWAN1 connector.



- AFTP6521 1 UIM_PWR
- AFTP6522 1 UIM_VPP
- AFTP6523 1 UIM_RESET
- AFTP6524 1 UIM_CLK
- AFTP6525 1 UIM_DATA

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **WWAN Connector**

Size: A3	Document Number: RYU2 13 UMA	Rev: A00
Date: Tuesday, September 28, 2010	Sheet: 65 of 92	


SSID = LED

<http://hobi-elektronika.net>

For LED & Capacity board:


LED Type	Color	Power rail
BATTERY LED1	Amber (Multi-color)	ALW
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN/WWAN ACT LED	White	RUN

PWR BTN LED




LED Board to Board


SCRLK LED



CAPS LED




NUM LED



TOUCH PAD LED




**WLAN WIMAX LED
Bluetooth LED
WWAN LED**






SB-20100822


HD LED



External LED



Close to LED1



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

RYU2 13 UMA

Rev
A00

Date: Tuesday, September 28, 2010


Sheet 67 of 92

SSID = KBC


http://hobi-elektronika.net

SSID = Touch Pad

Internal Keyboard Connector



TouchPad Connector



<Core Design>



Title			Keyboard/Touch Pad		
Size	Document Number	Rev			
A3	RYU2 13 UMA	A00			
Date:	Tuesday, September 28, 2010	Sheet	68	of	92

(Blank)

<Core Design>





Title

Hall sensor

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

GOLDEN FINGER FOR DEBUG BOARD



<Core Design>



Title Debug port		
Size A3	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010 Sheet 70 of 92		

(Blank)

<Core Design>



Title		
(Reserved)		
Size A4	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010	Sheet 71 of	92


(Blank)

<Core Design>




Title		
(Reserved)		
Size A4	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010	Sheet 72 of	92

Camera Connector



Bluetooth cable conn.



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Camera CONN**

Size: A3	Document Number: RYU2 13 UMA	Rev: A00
Date: Tuesday, September 28, 2010 Sheet 73 of 92		

(Blank)

<Core Design>



Title

(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

(Blank)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A4

Document Number

RYU2 13 UMA


Rev

A00


Date: Tuesday, September 28, 2010

Sheet 75 of 92

Audio board CONN




Place near AUDIO1





+3.3V_RUN

SB-20100817



Place near CARD1



Place on the MB

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **DC_IN Board BTB Connector**

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

RYU2 13 UMA

Rev
A00

Date: Tuesday, September 28, 2010





Sheet 77 of 92

(Blank)

<Core Design>



Title		
(Reserved)		
Size	Document Number	Rev
A4	RYU2 13 UMA	A00
Date:	Tuesday, September 28, 2010	Sheet 78 of 92



(Blank)

<Core Design>



Title		
(Reserved)		
Size A4	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010	Sheet 80	of 92

(Blank)

<Core Design>



Title		
(Reserved)		
Size	Document Number	Rev
A4	RYU2 13 UMA	A00
Date:	Tuesday, September 28, 2010	Sheet 81 of 92

(Blank)

<Core Design>



Title

(Reserved)

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, September 28, 2010	Sheet 82 of 92
-----------------------------------	----------------

(Blank)

<Core Design>



Title **(Reserved)**

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, September 28, 2010 Sheet 83 of 92

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

RYU2 13 UMA

Rev
A00

Date: Tuesday, September 28, 2010

Sheet 84 of 92

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
(Reserved)		
Size A4	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010	Sheet 85 of	92

(Blank)

<Core Design>



Title **(Reserved)**

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

(Blank)

<Core Design>




Title **(Reserved)**

Size A4	Document Number RYU2 13 UMA	Rev A00
------------	---------------------------------------	-------------------

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	43	2010/07/30	EE	+DC_IN short to GND	Modify DCIN1 connector pin4, pin5 connect to GND.	SB
2	37	2010/07/30	EE	SW1 always short to GND.	Change pin 6 connect to GND.	SB
3	68	2010/08/09	EE		Change TPAD1 pin defined.	SB
4	68	2010/08/13	EE		Change KB1 connector to 20.K0320.030.	SB
5	76	2010/08/17	EE		Add ECRST# connect to CARD1 pin 3.	SB
6	79	2010/08/17	EMI		Between +PWR_SRC and GND add 0.1uF/50v cap X 9. Between +3.3V_RUN and GND add 0.1uF/50v cap X 3. Between +5V_RUN and GND add 0.1uF/50v cap X 1. Between +DC_IN and GND add 0.1uF/50v cap X 1. Between +DC_IN and GND add 0.1uF/50v cap.	SB
7	47	2010/08/18	Power		Change +VCC_CORE VID3-5 from 001 to 010.	SB
8	37	2010/08/19	EE		Add LID_CLOSE# pull high resistor to +3.3V_ALW.	SB
9	51	2010/08/19	EE		Co-lay +1.8V_RUN LDO power solution.	SB
10	55	2010/08/19	EE		Between +5V_RUN and +5V_CRT_RUN add Fuse.	SB
11	45	2010/08/22	ME		Change PC4532, PC4530, PC4533 from 1206 size to 0805 size for ME request.	SB
12	45	2010/08/22	Power		Change PU4505 from SIS7716 to SIS412DN (84.00412.037). For cost down.	SB
13	47	2010/08/22	Power		PR4714 change to 2.2K for OTP & OCP setting. PR4715 change to 4.7K for OTP & OCP setting. PR4716 change to 7.15K for OTP & OCP setting. PR4721 change to 78.7K for Load Line & COMP setting. PC4705 change to 27pF for Load Line & COMP setting. PR4728 change to 63.4K for Current Monitor setting. PC4709 change to 22nF for Current Monitor setting.	SB
14	66	2010/08/22	EE		Add D6601, D6602 for wireless function.	SB
15	7	2010/08/23	RF		Add RC701, RC702 for RF request.	SB
16	42	2010/08/23	EE		Change +1.5V_CPU power rail from +1.5V_RUN to +1.5V_SUS.	SB
17	53	2010/08/23	Power		PR5314 :7.5k change to 8.45K(64.84515.6DL) for GFX core imon.	SB
18	61	2010/08/23	EE		Change RJ45 connector to 22.10277.I01 for hi-port fail.	SB
19	64,65	2010/08/23	EE		Change WLAN1, WWAN1 connector to 62.10043.C31.	SB


<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Change List(1/3)

Size A3	Document Number RYU2 13 UMA	Rev A00
Date: Tuesday, September 28, 2010		
Sheet 88		of 89





<Core Design>



Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
20	66	2010/08/23	EE		Change R6617, R6629 to 0ohm.	SB
21	63,73	2010/08/24	EMI		Change USB port0, port1, port2 and camera from 0 ohm to common chock.	SB
22	73	2010/08/25	EE		Dummy BT 365 function.	SB
23	24	2010/08/25	EE		Change C2402 from 12PF to 5PF.For Vendor recommend. Change C2403 from 12PF to 6PF.For Vendor recommend.	SB
24	7	2010/08/25	EE		Change C714, C715 from 12PF to 15PF for vendor recommend.	SB
25	47,49	2010/08/25	Power	SI7686DP-T1-GE3-GP will EOL.	PU4702, PU4703, PU4902: (SI7686DP-T1-GE3-GP) change to SIR172DP-T1-GE3-GP 84.00172.037	SB


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Change List(1/3)			
Size A3	Document Number RYU2 13 UMA	Date: Tuesday, September 28, 2010	Rev A00
Date: Tuesday, September 28, 2010		Sheet 90 of	89

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	7	2010/08/24	EE	Cost down	Change R708, R709, RN701, RN702, RN703, RN704 from 0 ohm to short pad.	SB
2	10	2010/08/23	EE	Cost down	Dummy U927, R989, R977, Q901, C915, R934, R989. Add R935, R919. Change R920 to 3 K ohm.	SB
3	10	2010/08/24	EE	Cost down	Change R906, R909, R921, R924, R926 from 0 ohm to short pad.	SB
4	20	2010/08/24	EE	Cost down	Change R2011 from 0 ohm to short pad.	SB
5	21	2010/08/24	EE	Cost down	Change R2104, R2121 from 0 ohm to short pad.	SB
6	21	2010/08/24	EE	Cost down	Change R2519, R2102, R2105 from single resistor to array resistor.	SB
7	22	2010/08/24	EE	Cost down	Change R2207, R2210, R2218, R2213, R2216, R2219, R2220, R2211, R2212 from 0 ohm to short pad.	SB
8	23	2010/08/24	EE	Cost down	Change RN2311, RN2312, RN2314 from 0 ohm to short pad.	SB
9	23	2010/08/24	EE	Cost down	Change R2302, R2201, R2301, R2209 from single resistor to array resistor.	SB
10	24	2010/08/24	EE	Cost down	Change R2417 from 0 ohm to short pad.	SB
11	25	2010/08/24	EE	Cost down	Change R2521, R2334, R2522, R2512, R2411, R2513, R2217, R2538, R2304, R2533, R2416, R2503, R2535, R2214 from single resistor to array resistor.	SB
12	26	2010/08/24	EE	Cost down	Change R2606, R2605, R2601, R2609, R2602 from 0 ohm to short pad.	SB
13	27	2010/08/24	EE	Cost down	Change R2707 from 0 ohm to short pad.	SB
14	35	2010/08/24	EE	Cost down	Change R3509, R3512, R3508, R3514 from 0 ohm to short pad.	SB
15	35	2010/08/24	EE	Cost down	Change R3517, R3518 from single resistor to array resistor.	SB
16	37	2010/08/24	EE	Cost down	Change R3706, R3730, RR3720, R3707, R3753, R3702, R3723, R3727 from 0 ohm to short pad.	SB
17	37	2010/08/24	EE	Cost down	Change R3742, R3743 from single resistor to array resistor.	SB
18	39	2010/08/24	EE	Cost down	Change R3910, R3906 from single resistor to array resistor.	SB
19	44	2010/08/24	EE	Cost down	Change R4401 from 0 ohm to short pad.	SB
					<Core Design>  21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title: Change List(1/3) Size: A3 Document Number: RYU2 13 UMA Rev: A00 Date: Tuesday, September 28, 2010 Sheet 91 of 89	

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
20	45	2010/08/24	EE	Cost down	Change PR4522, PR4515, PR4530, PR4531, PR4533, PR4524 from 0 ohm to short pad.	SB
21	46	2010/08/26	EE	Cost down	Dummy PU4606, PD4605, PR4623, PR4624, PR4625.	SB
22	47	2010/08/24	EE	Cost down	Change PR4719, R4710, PR4701, PR4702, PR4703, PR4704, PR4705, PR4707, PR4708 from 0 ohm to short pad.	SB
23	49	2010/08/24	EE	Cost down	Change PR4924 from 0 ohm to short pad.	SB
24	50	2010/08/24	EE	Cost down	Change PR5014, PR5002 from 0 ohm to short pad.	SB
25	53	2010/08/24	EE	Cost down	Change PR5302, PR5303, PR5304, PR5305, PR5307, PR5308, PR5309, PR5310, PR5331, PR5332, PR5333 from 0 ohm to short pad.	SB
26	54	2010/08/24	EE	Cost down	Change R5415, R5414 from 0 ohm to short pad.	SB
27	63	2010/08/24	EE	Cost down	Change R6304, R6310, R6311, R6312 from 0 ohm to short pad.	SB
28	64	2010/08/25	EE	Cost down	Change R6405, R6406 from 0 ohm to short pad.	SB
29	65	2010/08/24	EE	Cost down	Change R6503, R6504, R6505, R6501, R6502 from 0 ohm to short pad.	SB

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Change List(1/3)			
Size A3	Document Number RYU2 13 UMA		Rev A00
Date: Tuesday, September 28, 2010 Sheet 92 of 92			